**TABLE OF CONTENTS**

|  |  |  |
| --- | --- | --- |
| **S-No** | **Topics** | **Page-No** |
| **1** | **Status Report** |  |
| **2** | **Block Diagram** |  |
|  | * **Block diagram of DUT** |  |
|  | * **Block diagram of Fixture** |  |
| **3** | **Write FSM** |  |
| **4** | **Read FSM** |  |
| **5** | **Source Code** |  |
|  | * **Memory** |  |
|  | * **Write Logic** |  |
|  | * **Read Logic** |  |
|  | * **Write to Read Synchronizer** |  |
|  | * **Read to Write Synchronizer** |  |
|  | * **Top Module** |  |
| **6** | **Test Fixture** |  |
| **7** | **FIFO Verification Model** |  |
| **8** | **Simulation Results** |  |
| **9** | **Synthesis** |  |
|  | * **Synthesis Script** |  |
|  | * **FIFO Schematic** |  |
|  | * **Simulation Waveforms** |  |
|  | * **Synthesis Reports** |  |
| **10** | **Code Coverage** |  |
| **11** | **Experimented DUT**  **Using ONE HOT Code** |  |
|  | * **Improvised Synthesis reports** |  |